
Subscribe (Full Service) Register (Limited Service, Free) Login
PRTAL  Search: © The ACM Digital Library OThe Guide
USPTO thread tracing Thread tracing
THE ACM DIGITAL LIBRARY Feedback Report a problem Satisfaction survey
Terms used thread tracing Found 21,091 of 201,890
Sort results by relevance Save results to a Binder Try an Advanced Search
Display results expanded form Search Tips Try this search in The ACM Guide Open results in a new window
Results 1 - 20 of 200       Result page: 1       2       3       4       5       6       7       8       9       10       next         Best 200 shown       Relevance scale □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
1 From trace generation to visualization: a performance framework for distributed parallel
systems C. Eric Wu, Anthony Bolmarcich, Marc Snir, David Wootton, Farid Parpia, Anthony Chan, Ewing Lusk, William Gropp
November 2000 Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM) Supercomputing '00 Publisher: IEEE Computer Society
Full text available: pdf(544.42 KB) Additional Information: full citation, abstract, references, citings, index terms  Publisher Site
In this paper we describe a trace analysis framework, from trace generation to visualization. It includes a unified tracing facility on IBM SP systems, a self-defining interval file format, an API for framework extensions, utilities for merging and statistics generation, and a visualization tool with preview and multiple time-space diagrams. The trace environment is extremely scalable, and combines MPI events with system activities in the same set of trace files, one for each SMP node. Sin
<b>Keywords</b> : distributed parallel systems, SMP clusters, trace generation, intervalfile format, multiple time-space diagrams, trace visualization
Techniques for efficient inline tracing on a shared-memory multiprocessor  S. J. Eggers, David R. Keppel, Eric J. Koldinger, Henry M. Levy  April 1990 ACM SIGMETRICS Performance Evaluation Review, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems
SIGMETRICS '90, Volume 18 Issue 1 Publisher: ACM Press
Full text available: pdf(1.12 MB)  Additional Information: full citation, abstract, references, citings, index terms
While much current research concerns multiprocessor design, few traces of parallel programs are available for analyzing the effect of design trade-offs. Existing trace collection methods have serious drawbacks: trap-driven methods often slow down program execution by more than 1000 times, significantly perturbing program behavior; microcode modification is faster, but the technique is neither general nor portable. This paper describes a new tool, called MPTRACE, for collecting tr
3 Designing a trace format for heap allocation events
Trishul Chilimbi, Richard Jones, Benjamin Zorn October 2000 ACM SIGPLAN Notices, Proceedings of the 2nd international symposium on Memory management ISMM '00, Volume 36 Issue 1
Publisher: ACM Press
Full text available: pdf(1.53 MB) Additional Information: full citation, abstract, citings, index terms
Dynamic storage allocation continues to play an important role in the performance and correctness of systems ranging from user productivity software to high-performance servers. While algorithms for dynamic storage allocation have been studied for decades, much of the literature is based on measuring the performance of benchmark programs unrepresentative of many important allocation-intensive workloads. Furthermore, to date no standard has emerged or been proposed for publishing and exchangin

1 of 5



1 of 5

Subscribe (Full Service) Register (Limited Service, Free) Login
Search: © The ACM Digital Library O The Guide
USPTO thread match tracing
THE AGM DIGITAL LIBRARY Feedback Report a problem Satisfaction survey
Terms used thread match tracing Found 16,995 of 201,890
Sort results by relevance  Save results to a Binder  Display results  Expanded form  Search Tips  Try an Advanced Search  Try this search in The ACM Guide
Display results expanded form Search Tips  Open results in a new window
Results 1 - 20 of 200       Result page: 1 2 3 4 5 6 7 8 9 10 next         Best 200 shown       Relevance scale □□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
Adding trace matching with free variables to Aspect J  Chris Allan, Pavel Avgustinov, Aske Simon Christensen, Laurie Hendren, Sascha Kuzins, Ondřej Lhoták, Oege de Moor, Damien Sereni, Ganesh Sittampalam, Julian Tibble October 2005 ACM SIGPLAN Notices, Proceedings of the 20th annual ACM SIGPLAN  conference on Object oriented programming, systems, languages, and applications OOPSLA '05, Volume 40 Issue 10  Publisher: ACM Press  Full text available: Rodf(392.31 KB)  Additional Information: full citation, abstract, references, citings, index terms
An aspect observes the execution of a base program; when certain actions occur, the aspect runs some extra code of its own. In the AspectJ language, the observations that an aspect can make are confined to the <i>current</i> action: it is not possible to directly observe the <i>history</i> of a computation. Recently, there have been several interesting proposals for new history-based language features, most notably by Douence <i>et al.</i> and by Walker and Viggers. In this paper, we present a ne
Keywords: aspect-oriented programming, program monitoring
A dynamic multithreading processor Haitham Akkary, Michael A. Driscoll November 1998 Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture MICRO 31  Publisher: IEEE Computer Society Press Full text available: pdf(2.67 MB) Additional Information: full citation, references, citings, index terms
Instruction fetch and control flow: Power-efficient instruction delivery through trace reuse Chengmo Yang, Alex Orailoglu September 2006 Proceedings of the 15th international conference on Parallel architectures and compilation techniques PACT '06 Publisher: ACM Press Full text available: pdf(260.98 KB) Additional Information: full citation, abstract, references, index terms
As power dissipation inexorably becomes the major bottleneck in system integration and reliability, the front-end instruction delivery path in a traditional out-of-order superscalar processor needs to deliver high application performance in an energy-effective manner. This challenge can be addressed by efficiently reusing the work of fetch and decode performed during preceding loop iterations and resident mostly within the processor itself. As a large percentage of the instructions currently und
Keywords: adaptive processor, instruction delivery, low-power design
Integration and applications of the TAU performance system in parallel Java environments Sameer Shende, Allen D. Malony June 2001 Proceedings of the 2001 joint ACM-ISCOPE conference on Java Grande JGI '01 Publisher: ACM Press Full text available: Additional Information: full citation, abstract, references, citings, index terms
Parallel Java environments present challenging problems for performance tools because of Java's rich language system and its multi-level execution platform combined with the integration of native-code application libraries and parallel runtime software. In addition to the desire to provide

1 of 5 5/30/2007 9:23 PM